S/N 08/839.873

IN THE UNITED STATES PATEAT AND BRADEMARK OFFICE

Applicant: Mark R. Thomann et al.

Serial No.: 08/839/873

Filed:

METHOD AND APPARATUS FOR AT REDUNDANCY CHECK SYSTEM Examiner: Shelly A. Cha

Group Art Unit: 2784

Docket: 303.012US2

SPEED CYCLICAL

PATENT

## AMENDMENT AND RESPONSE

Assistant Commissioner for Patents Washington, D.C. 20231

FAX RECEIVED

In response to the Office Action of November 16, 1998, please amend the above identified patent application as follows:

Group 2700

## IN THE CLAIMS

8. [Once Amended] A method for cyclical redundancy check error generation in a <u>bidirectional</u> system having a cyclical redundancy check generator, a data latch, and a <u>programmable</u> data buffer connected by a plurality of data bus lines, the data latch having a precharge circuit and the data buffer having data buffer outputs <u>programmable</u> to <u>support a plurality of error processing modes</u>, the method comprising the steps of:

inhibiting the cyclical redundancy check generator and the data buffer outputs; precharging the plurality of data bus lines to a first logic level until a cyclical redundancy

turning off the precharge circuit;

check strobe is detected:

ectivating the data buffer outputs in accordance with one of the plurality of error processing modes corresponding to data stored within the data buffer to modulate charge on the plurality of data bus lines;

waiting for a sufficient time for the plurality of data bus lines to develop a charge differential;

latching data on the plurality of data bus lines in the data latch; and hard of the performing a cyclical redundancy check on the data latched in the data latched wherein data transferred from the edit buffer to a first data port is checked for errors and an error check work is generated for data transferred from the first data port to the edit buffer.

17